

ADC	N V Z C			
	arg	hex	len	time
add with carry	#n	\$69	2 2	
	ZP	\$65	2 3	
	ZP,X	\$75	2 4	
	ABS	\$6D	3 4	
	ABS,X	\$7D	3 4+	
	ABS,Y	\$79	3 4+	
	(ZP,X)	\$61	2 6	
	(ZP),Y	\$71	2 5+	

AND	N Z			
	arg	hex	len	time
bitwise AND with accumulator	#n	\$29	2 2	
	ZP	\$25	2 3	
	ZP,X	\$35	2 4	
	ABS	\$2D	3 4	
	ABS,X	\$3D	3 4+	
	ABS,Y	\$39	3 4+	
	(ZP,X)	\$21	2 6	
	(ZP),Y	\$31	2 5+	

ASL	N Z C			
	arg	hex	len	time
arithmetic shift left	A	\$0A	1 2	
	ZP	\$06	2 5	
	ZP,X	\$16	2 6	
	ABS	\$0E	3 6	
	ABS,X	\$1E	3 7	

BIT	N Z			
	arg	hex	len	time
test bits	ZP	\$24	2 3	
	ABS	\$2C	3 4	

BRK	B (on stack)			
	arg	hex	len	time
break	rel	\$00	2 7	

CMP	N Z C			
	arg	hex	len	time
compare accumulator	#n	\$C9	2 2	
	ZP	\$C5	2 3	
	ZP,X	\$D5	2 4	
	ABS	\$CD	3 4	
	ABS,X	\$DD	3 4+	
	ABS,Y	\$D9	3 4+	
	(ZP,X)	\$C1	2 6	
	(ZP),Y	\$D1	2 5+	

CPX	N Z C			
	arg	hex	len	time
compare X register	#n	\$E0	2 2	
	ZP	\$E4	2 3	
	ABS	\$EC	3 4	

CPY	N Z C			
	arg	hex	len	time
compare Y register	#n	\$C0	2 2	
	ZP	\$C4	2 3	
	ABS	\$CC	3 4	

DEC	N V Z C			
	arg	hex	len	time
decrement memory	ZP	\$C6	2 5	
	ZP,X	\$D6	2 6	
	ABS	\$CE	3 6	
	ABS,X	\$DE	3 7	

EOR	N Z			
	arg	hex	len	time
bitwise exclusive OR	#n	\$49	2 2	
	ZP	\$45	2 3	
	ZP,X	\$55	2 4	
	ABS	\$4D	3 4	
	ABS,X	\$5D	3 4+	
	ABS,Y	\$59	3 4+	
	(ZP,X)	\$41	2 6	
	(ZP),Y	\$51	2 5+	

INC	N Z			
	arg	hex	len	time
increment memory	ZP	\$E6	2 5	
	ZP,X	\$F6	2 6	
	ABS	\$EE	3 6	
	ABS,X	\$FE	3 7	

JMP	N Z			
	arg	hex	len	time
jump	ABS	\$4C	3 3	
	(ABS)	\$6C	3 5	

JSR	N Z			
	arg	hex	len	time
jump to subroutine	ABS	\$20	3 6	

LDA	N Z			
	arg	hex	len	time
load accumulator	#n	\$A9	2 2	
	ZP	\$A5	2 3	
	ZP,X	\$B5	2 4	
	ABS	\$AD	3 4	
	ABS,X	\$BD	3 4+	
	ABS,Y	\$B9	3 4+	
	(ZP,X)	\$A1	2 6	
	(ZP),Y	\$B1	2 5+	

LDX	N Z			
	arg	hex	len	time
load X register	#n	\$A2	2 2	
	ZP	\$A6	2 3	
	ZP,Y	\$B6	2 4	
	ABS	\$AE	3 4	
	ABS,Y	\$BE	3 4+	

LDY	N Z			
	arg	hex	len	time
load Y register	#n	\$A0	2 2	
	ZP	\$A4	2 3	
	ZP,X	\$B4	2 4	
	ABS	\$AC	3 4	
	ABS,X	\$BC	3 4+	

LSR	N Z C			
	arg	hex	len	time
logical shift right	A	\$4A	1 2	
	ZP	\$46	2 5	
	ZP,X	\$56	2 6	
	ABS	\$4E	3 6	
	ABS,X	\$5E	3 7	

NOP	N Z			
	arg	hex	len	time
no operation	-	\$EA	1 2	

ORA	N Z			
	arg	hex	len	time
bitwise OR with accumulator	#n	\$09	2 2	
	ZP	\$05	2 3	
	ZP,X	\$15	2 4	
	ABS	\$0D	3 4	
	ABS,X	\$1D	3 4+	
	ABS,Y	\$19	3 4+	
	(ZP,X)	\$01	2 6	
	(ZP),Y	\$11	2 5+	

ROL	N Z C			
	arg	hex	len	time
rotate left	A	\$2A	1 2	
	ZP	\$26	2 5	
	ZP,X	\$36	2 6	
	ABS	\$2E	3 6	
	ABS,X	\$3E	3 7	

ROR	N Z C			
	arg	hex	len	time
rotate right	A	\$6A	1 2	
	ZP	\$66	2 5	
	ZP,X	\$76	2 6	
	ABS	\$6E	3 6	
	ABS,X	\$7E	3 7	

RTI	All (from stack)			
	arg	hex	len	time
return from interrupt	-	\$40	1 6	

RTS	N Z			
	arg	hex	len	time
return from subroutine	-	\$60	1 6	

SBC	N V Z C			
	arg	hex	len	time
subtract with carry	#n	\$E9	2 2	
	ZP	\$E5	2 3	
	ZP,X	\$F5	2 4	
	ABS	\$ED	3 4	
	ABS,X	\$FD	3 4+	
	ABS,Y	\$F9	3 4+	
	(ZP,X)	\$E1	2 6	
	(ZP),Y	\$F1	2 5+	

STA	N Z C			
	arg	hex	len	time
store accumulator	ZP	\$85	2 3	
	ZP,X	\$95	2 4	
	ABS	\$8D	3 4	
	ABS,X	\$9D	3 5	
	ABS,Y	\$99	3 5	
	(ZP,X)	\$81	2 6	
	(ZP),Y	\$91	2 6	

STX	N Z			
	arg	hex	len	time
store X register	ZP	\$86	2 3	
	ZP,Y	\$96	2 4	
	ABS	\$8E	3 4	

STY	N Z			
	arg	hex	len	time
store Y register	ZP	\$84	2 3	
	ZP,X	\$94	2 4	
	ABS	\$8C	3 4	

Branch Instructions:

BPL	N Z			
	arg	hex	len	time
branch on plus	rel	\$10	2 2/3+	

BMI	N Z			
	arg	hex	len	time
branch on minus	rel	\$30	2 2/3+	

BVC	N Z			
	arg	hex	len	time
branch on overflow clear	rel	\$50	2 2/3+	

BVS	N Z			
	arg	hex	len	time
branch on overflow set	rel	\$70	2 2/3+	

BCC	N Z			
	arg	hex	len	time
branch on carry clear	rel	\$90	2 2/3+	

BCS	N Z			
	arg	hex	len	time
branch on carry set	rel	\$B0	2 2/3+	

BNE	N Z			
	arg	hex	len	time
branch on not equal	rel	\$D0	2 2/3+	

BEQ	N Z			
	arg	hex	len	time
branch on equal	rel	\$F0	2 2/3+	

Flag Instructions:

CLC	C			
	arg	hex	len	time
clear carry	-	\$18	1 2	

SEC	C			
	arg	hex	len	time
set carry	-	\$38	1 2	

CLI	I			
	arg	hex	len	time
clear interrupt	-	\$58	1 2	

SEI	I			
	arg	hex	len	time
set interrupt	-	\$78	1 2	

CLV	V			
	arg	hex	len	time
clear overflow	-	\$B8	1 2	

CLD	D			
	arg	hex	len	time
clear decimal	-	\$D8	1 2	

SED	D			
	arg	hex	len	time
set decimal	-	\$F8	1 2	

Stack Instructions:

TXS	N Z			
	arg	hex	len	time
transfer X to SP	-	\$9A	1 2	

TSX	N Z			
	arg	hex	len	time
transfer SP to X	-	\$BA	1 2	

PHA	N Z			
	arg	hex	len	time
push accumulator	-	\$48	1 3	

PLA	N Z			
	arg	hex	len	time
pull accumulator	-	\$68	1 4	

PHP	N Z			
	arg	hex	len	time
push processor status	-	\$08	1 3	

PLP	All (from stack)			
	arg	hex	len	time
pull processor status	-	\$28	1 4	

Register Instructions:

TAX	N Z			
	arg	hex	len	time
transfer A to X	-	\$AA	1 2	

transfer X to A	-	\$8A	1	2
<b>TAY</b>				<b>N Z</b>
arg	hex	len	time	
transfer A to X	\$A9	1	2	